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El convertidor DC/DC puente completo es tal vez 
una de las topologías más ampliamente adopta-
das en aplicaciones de media y alta potencia de-
bido a su capacidad de lograr la conmutación de 
sus interruptores bajo condiciones de tensión cero 
(Zero-Voltage-Switching ZVS) reduciendo así las 
pérdidas y mejorando el rendimiento general del 
convertidor. Este artículo presenta una revisión de-
tallada del principio de funcionamiento y conside-
raciones de diseño del convertidor bajo condiciones 
de conmutación suave. De manera adicional se eva-
lúan las características de desempeño a través de 
simulación.
Palabras claves: Conmutación Suave, Convertidores 
DC/DC, Electrónica de Potencia.
Abstract
The Phase-Shifted Full-Bridge DC/DC converter is a 
widely adopted topology in medium to high power 
applications due to its capability of achieving Ze-
ro-Voltage-Switching (ZVS) of the primary swit-
ches, reducing commutation losses and increasing 
the overall performance of the converter. This paper 
presents a detailed review of the operating principle 
and desing considerations for achieving ZVS in Pha-
se-Shifted Full-Bridge DC/DC converters.Additiona-
lly, certain performance characteristics are evaluated 
through simulation.
Keywords: Soft-Switching, DC/DC Converters, 
Power Electronics.
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INTRODUCTION
Most modern medium and high-power converter 
applications in isolated topologiessuch as half or full 
bridge convertersuse power MOSFETs technologies.
The Phase-Shifted Full-Bridge DC/DC converter is 
one of the most widely adopted soft-switched topo-
logy in high power applications (Capua, Shirsavar, 
Hallworth, Femia, & Member, 2015; Mweene, Wri-
ght, & Schlecht, 1989; Sabate, Vlatkovic, Ridley, 
Lee, & Cho, 1990).This converter features Zero-Vol-
tage-Switching (ZVS), high operating frequency and 
high efficiency. Furthermore, the soft-switched ope-
ration of this topology, allows a reduction in the 
produced electromagnetic interference EMI (Ema-
mi, Nikpendar, Shafiei, & Motahari, 2011).The stray 
components such as the output capacitance of the 
power MOSFETs and the leakage inductance of 
the transformer are used advantageously to provi-
de zero voltage turn-on of the switches (Gwan-Bon, 
Tae-Sung, Gun-Woo, & Myung-Joong, 2004). Al-
thoughan increased leakage inductance can extend 
the load range for ZVS operation, it can also impact 
negatively the performance of the converter (Bodur 
& Bakan, 2004; Zhang, Xie, Wu, & Qian, 2004). 
ZVS operation of the converter can be achieved ea-
sily, improvingthe converter performance, however, 
in order to exploit the advantages of this topology it 
is important to take under special consideration the 
side effects of the ZVS operation and a proper de-
sign of the converter.
PRINCIPLE OF OPERATION
Traditionally a Full-bridge DC/DC converter, as the 
one presented in figure 1 (left), turns a diagonal 
pair of switches simultaneously. This reflects the 
input voltage across the primary of the transformer 
with an alternating polarity depending on the pair 
of diagonal switches simultaneously gated.
Figure 1. Conventional Full-Bridge DC/DC Converter (Left) Gating Signals on Phase-Shifted Control (Right)
Source: Own Creation
http://dx.doi.org/10.14483/udistrital.jour.tecnura.2015.ICE.a21
Peña, a., Santamaría, F., & narváez, e.a.
Tecnura • p-ISSN: 0123-921X • e-ISSN: 2248-7638 • CITIE • Noviembre 2015 • pp. 176-183
[ 178 ]
In contrast, the phase-shifted converter introdu-
ces a phase shift in the gating signals of the swit-
ches, this shift determinesthe operating duty cycle 
and also forces the primary currentto flow conti-
nuosly in the primary side of the converterduring 
the free-wheeling period.Figure 1 (right) depicts 
the gating signals and the required dead times be-
tween transitions to achieve ZVS operation in the 
full bridge converter while operating in continuos 
current mode.Let Cm be the output capacitance of 
one switch, Cxfrmr is the inter-winding capacitan-
ce of the transformer. At any given transition in-
terval the energy stored in the leakage inductance 
must be enough to drive the combined capacitan-
ces of two switches and the transformer inter-win-
ding capacitance, this combination will be referred 






















to approximate the average output capacitance va-
lue of power MOSFETS due to its highly non linear 
operation. Moreover two capacitors are driven in 
the transition interval so the total capacitance is 
doubled.













Where El  is the inductive energy stored in the 
resonant inductance Lres. I is the primary current 
at the time of the transition.
The bridge begins its operation with switches 
Q1 and Q4 on. The input voltage is reflected in the 
primary side of thetransformer with a positive po-
larity with respect to its dottedterminal. The pri-
mary current is increased positively to a peakvalue 
of Ipeak as shown in figure 2. The rectifier diode 
Dr1  is forward-biased and therefore power is be-
ing transferred tothe load.To begin the transition 
between the bridge legs, switch Q4 is turned off 
instantly at t0. The power transfer interval has just 
ended and the output inductor current is reflected 
to the primary and becomes the source of energy 
to displace the charge from the capacitors on the 
Figure 2. Primary Voltage And Current Waveforms
Source: Own Creation
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right leg of the converter and fromthe inter-win-
ding capacitance of the transformer also. While-
the output capacitance of switch Q2 discharges, its 
body diodestarts conducting and places Q2 with 
virtually no drain to source voltage, facilitating 
lossless turn-on.
The mechanism by which ZVS is achieved in 
the rightleg transition is different from the one for 
the left leg.In theright leg case, the output induc-
tor current is modelled as aconstant current sour-
ce reflected to the primary that drivesthe output 
capacitance of the switches and transformer. The 
minimum required time for this transitions to ha-






Once the transition is complete, the primary cu-
rrent startsfree-wheeling through Q1 and D2 This 
places the primaryside of the transformer across 
the upper voltage rail andforces its voltage to zero, 
switch Q2 now turns on and Q1 is now ready to 
be turned off. The primary current continues de-
creasing and only can change its direction until 
theprimary of the transformer has fully reversed its 
polarity. Switch Q1 switches off instantly at time t2 
as depicted in figure 1, the current now continues 
to flow through its output capacitance chargingit 
and discharging the output capacitance of switch 
Q3. Q3 will turn-on with zero voltage only if a de-
lay betweenthe turn-off of Q1 and the turn-on of 
Q3 is introduced. This delay is necessary for the 
resonant voltage produced by Lres and Cres to fully 
resonate at zero, the waveform of this voltage is 
depicted in figure 3. The periodof this waveform 
must be at least four times higher thanthe maxi-






If the aforementioned condition is not met, ZVS 
condition is lost.








Figure 3. Waveform Of Voltage Produced By The Resonant Tank
Source: Own Creation
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Finally, the required dead time for the left leg 
transition to achieve ZVS conditioncan be expres-







The choice of the switching frequency of the con-
verter must be made to meet the power density and 
application requirements, however special atten-
tion must be paid to the required dead times when 
operating at low-loador no load conditions to still 
achieve an efficient lossless ZVS operation. The se-
lection of the primary resonant inductance must be 
made so that the energy requirements for low-load 
be accomplished andalso reduce the secondary 
duty cycle loss (Sabate et al., 1990). Let δ lT be the 
time it takes for the primary current to fully reverse 
its direction. If the primary current is the load cu-





Equation 7 allows to compute the value of Lres 
in terms of the duty cycle loss. It is desirable to 
reduce the capacitive energy in the circuit ra-
ther than increase the inductive energy.Selecting 
switches with low output capacitance is strongly 
advised, also the selection of the secondary recti-
fiers must be made to reduce the voltage ringing. 
A voltage ringing happens when the voltage in the 
transformer rises, the junction capacitance of the 
reverse biased rectifier rings with the leakage in-
ductance of the transformer and can reach a peak 
value as high as three times the voltage applied 
to the secondary (Sabate et al., 1990). A clam-
ping scheme proposed by Mweene (Mweene et 
al., 1989) clamps the maximum peak voltage of 
the ringing and returns part of the energy to the 
output filter.
Table 1. Design Parameteres of the Converter
Parameter Value
Input Voltage (V) 170
Output Voltage (V) 30
Filter Inductor (uH) 1.15
Filter Capacitor (uF) 10
Load Resistance (Ω) 1.6
Switching Frequency (kHz) 500
Transfomer Total primary Resonant Inductance Lres  (uH) 2
Secondary Inductance per Winding (uH) 0.5
Source: Own Creation
Table 2. Switching Devices Parameters
Parameter Value
Output Capacitance Coss (pF) 1000pF @ Vgs=0, Vds=25, f=1Mhz
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PERFORMANCE CHARACTERISTICS OF 
ZVS OPERATION
To verify the working principle of the ZVS conver-
ter exposed above,simulations were carried out 
using Orcad PSPICE. The design parameters are 
presented in table 1.
The switches used for simulation were IRF460N 
the characteristics of this switches are summarize-
din table 2:
To compute the total resonant capacitance the ou-
tput capacitance of the switches must be adjusted to 
accommodate the operating voltage level as follows:





Where 𝐶25 is the output capacitance given in the 
device datasheet and measured by themanufacturer 
at standard test conditions (𝑉𝑔𝑠 = 0 𝑉𝑑𝑠 = 25, 𝑓 
= 1𝑀ℎ𝑧). 𝑣 is the operatingvoltage of the switch 
and 𝐶𝑚 is the adjusted capacitance.The inter-win-
ding capacitance of the transformer was neglected. 
Using the equation (8) the total capacitance per 
switch becomes:




= 380 pF  (9)




Cm ≈ 507 pF  (10)
Using Equations (3) and (6), the required dead ti-
mes for each leg transistions were computed and in-
troduced in the switching scheme of the converter. 
Table 3 summarizes the instantaneous power dissipa-
ted by every switching device at turn on and turn off.
Figure 4. Simulated Waveforms. Top: Instantaneous Power on Q2 on non-ZVS topology, Bottom: Instantaneous 
power on Q2 with ZVS.
Source: Own Creation
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When the theoretical computed dead time was 
introduced in the switching scheme of the conver-
ter and compared against its hard-switched coun-
terpart it was found that the commutation losses at 
turn-on are reduced to almost half. The instanta-
neous power waveform for switch Q2 when opera-
ting at ZVS and hard switching scheme is depicted 
in figure 4.
CONCLUSION
The Phase-Shifted PWM control can provide Ze-
ro-Voltage-Switching to the conventional Full-Bri-
dge DC/DC converter. This mode of operation can 
bring important benefits such as high frequency 
operation without increased commutation losses. 
This particular advantage allows the size reduc-
tion in magnetic components such as transformers 
and filter inductors, however turn-off losses can-
not be avoided in this switching scheme. The Pha-
se-Shifted ZVS Full-Bridge converter makes a great 
choice for medium to high power applications, 
however the design process must be carried out 
carefully and the operation boundaries of the con-
verter must be well defined to achieve an efficient 
ZVS operation, especially at low-load.
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